Your browser does not appear to have javascript enabled. This page needs JavaScript activated to work properly. Please enable javascript or choose a different browser (Chrome or Safari)

Our site uses cookies. Some of the cookies we use are essential for parts of the site to operate and have already been set. You may delete and block all cookies from this site, but parts of the site will not work. To find out more about cookies on this website, see our Cookie Policy

eRevision.uk

This test is run by guest.
Note that your final mark will not be saved in the system.

1. The CPU Reorder

Target Level

Running Total

Attempt

1 of 3

Drag and drop the boxes into the correct order.

Place the elements of the 'fetch' component of the fetch-decode-execute cycle into the correct order.

Memory location addressed by the MAR is accessed
Control unit decodes the instruction
Instruction travels along the data bus
Instruction is copied into the CIR
Contents of the PC are incremented
Contents of the PC are copied to the MAR
Instruction is copied into the MDR
Instruction's address is transmitted along the address bus

This is your 1^st attempt! The marking algorithm gives more marks for getting the right order first time.

Pass Mark

70%